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Abstract—The neuro-fuzzy system is network which resem-
ble human-like operation of the naturally imprecise data and
decision-making. This paper proposes implementation of the
fundamental module of the neuro-fuzzy system - membership
function (MF), realized as a analog electronic hardware. The
memristive crossbar arrays are used as the architecture for pro-
posed MF analog circuit. The main advantages of the memristive
crossbar circuit are size, energy efficiency and fault tolerance
compared to another analog alternatives. The conducted crossbar
SPICE simulation with MS model of the memristor results
confirm the performance and highlighted benefits of the proposed
circuit.
Index Terms—Analog circuit, fuzzy set, decision-making abil-
ity, membership function, memristor, crossbar-based circuit
I. INTRODUCTION
Current technological development produces huge demand
of intelligent systems capable of autonomous big data pro-
cessing. Neuro-fuzzy systems, which are based on fuzzy logic
and neural networks, have wide range of applications today
[1]. In fact, the mentioned systems have several advantages
and the most significant among them is natural capability to
work with imprecise and linguistic data, mimicking human
way of the data processing and decision making.
For a long time, most of fuzzy inference systems were
implemented as digital devices and solutions [2]. However, this
approach limits the development of the systems that requires
highly parallel operation [3]. In order to fully explore the
advantages of the neuro-fuzzy systems, it requires dedicated
high speed and parallel hardware.
Multiple researches propose conventional CMOS transistors
based circuits for signal fuzzification [4]–[7]. Those CMOS
designs demonstrate considerable performance: high output
shape control, speed and robustness, efficiency in power and
area. However, such membership function generation (MFG)
circuits requires external memory to memorize the MF param-
eters, such as slope, centering and width. As a result, there is
a need for additional circuitry for memory and interfacing.
Utilization of conventional digital memory architectures and
ACD/DAC for interfacing could become a major bottleneck
in the performance of the neuro-fuzzy system in a whole,
especially if large scale system is desired.
Memristor, the novel fundamental circuit element predicted
by Leon Chua in 1971 [8], is a viable solution for a design
problem of the fully analog hardware with desired character-
istics [9]. Application of memristor is predominantly based
on its plasticity. Memristor is capable to change and passively
remember its current state until the next change occurs, just
like synapses in human brain. Moreover, memristor can be
conveniently be operated for writing, erasing and reading the
states. Such property can be utilized for a passive analog
memory. MF is used for input fuzzification. In other words
it should give a certain shape to the input range, which is
typically triangular, trapezoidal or bell. The shape parameters
then can be easily stored as a memristor states.
Currently, such application of the memristors is gaining an
interest among hardware designers for machine learning and
neural network architectures [10]–[12]. It has been shown,
that memristor as a device and memristive arrays, can be
used for a memory storage and as a part of the processing
architecture. Memristor can be used to combine the memory
and processing in one wholesome architecture. Moreover,
some works suggest this concept for neuro-fuzzy applications
[13], [14]. The purpose of this work is to demonstrate the
implementation of the MF shape generation on a fragment of
the meristive crossbar array.
This paper will consist of several parts. First, general
introduction to the memristor and memristive crossbar archi-
tecture. Next, result demonstration based on the SPICE circuit
simulations. Finally, the discussion and concluding results.
II. MEMRISTOR
Memristor is one of the fundamental circuit elements as
resistor, capacitor and inductor. It is passive device that pro-
vides a functional relation between flux and charge, voltage
and current [8]. The symbol of memristor is presented in the
Fig. 1.
The I-V characteristics of the device is represented as
hysteresis loop, Fig. 2. From the graph the fundamental
property of the memristor can be observed - the ability to
alter the I-V relation (resistance), depending on the voltage
sweep amplitude.
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Fig. 1. Simple Memristor
Fig. 2. Hysteresis Loop
Two main states of the memristor can be characterized -
states of low (Ron or ”write”) and high resistance (Roff
”reset”). Typically, each state can be obtained by suppling
certain amount of the positive or negative voltage for low
and high resistance states respectively. The voltage at which
resistance switch occurs called threshold voltage. A much
smaller voltage in range between two threshold voltages is
used to measure the resistance without risk of affecting it, Fig
3.
Fig. 3. Voltage signal used to test the behavior of the simulated memristor
model. Pulse of about 1 V amplitude is used to ”write” while -1 V is used
for ”reset” the state of the memristor. Minor pulse of less than 200 mV used
for ”reading”.
The voltage and current across the memristor can be found
as [14]:
V =
dφ
dt
(1)
i =
dq
dt
(2)
From these two equations of voltage and current and its
linear dependency, it is possible to derive new quantity:
V = M(q) ∗ i (3)
M(q) =
dφ
dq
(4)
This new quantity is called memory resistance, or memris-
tance, (M(q)) and measured in Ω.
The mathematical model for the total memristance:
M(w) =
w
D
∗Ron + (1 − w
D
) ∗Roff (5)
w(t) = w0 +
µRon
D
∗ q(t) (6)
where D is full length of memristor, Ron is the resistance
when full length is doped and Roff is the resistance when total
width of memristor becomes undoped , w0 is the initial value
of w, µ is the average ion mobility and q(t) is the amount of
electric charge [14], [15]. The value of memristance depends
on voltage and current applied to it.
Fig. 4. Structure of Memristor
III. MEMBERSHIP FUNCTION GENERATION CIRCUIT
The proposed design is based on memristor crossbar to
obtain the membership function. The crossbar circuit consists
of parallel wires of N inputs which are crossing perpendicu-
larly parallel wires of M outputs. The points of intersections
are called a crosspoints, where each input wire connected to
each output wire with memristor. In 2D crossbar array, there
is N ×M connection nodes or neurons [8]. The interest in
crossbar architecture is related to the simplicity of circuit and
its fault tolerance which caused by large number connections
between inputs and outputs [16].
This design allows to construct discrete fuzzification of the
input, by dividing each input into multiple voltage amplitude
levels, that are connected to the crossbar array separately, Fig.
6.
Fig. 5. Memristor Crossbar-based Circuit
Fig. 6. Memristive Crossbar Analog Circuit
The several number of resistor is connected to circuit.
The resistor of special resistance Roff which shows the
highest of memristance at undoped region is connected to the
operational amplifier as feedback. As the result of connection
memristances with resistances, the summing circuit based on
operational amplifiers was obtained at the analog circuit. One
more type of resistor is operating in the circuit. The second
row of crossbar is shown as parallel connection of resistors
Rc that creates the same summing circuit as previous. It can
be counted as additional input of crossbar at amplifiers. The
aim of the resistors Rc is to detect the threshold voltage that
affects to the memristance [17].
The crossbar design implies usage of various memristance
in each neuron. This result can be achieved by different ways.
Some researchers state that the voltage higher than threshold
is producing gradually increasing or decreasing of resistance
[18], [19]. The other types of memristor models operating
in different way. Some of them is capable to decrease the
resistance at each pulse of negative threshold voltage, but reset
to Roff at positive value of threshold voltage, whereas some
of memristors is not gradual at all.
Figure 7 shows the example of applied switching voltage to
one of the neurons to achieve unique memristance. The width
of pulse and its number of cycles affect to the memristance
value [18], [19].
Fig. 7. Example of the voltage pulses that used to alter the memristance of
the device.
IV. SIMULATION
For the simulation, the MS memristor model in crossbar of 8
neurons has been simulated in SPICE. The threshold voltages
(Vth) is approximately 1 and -1 V . The lower level resistance
(Ron) is approximately 3 kΩ and resistance at higher level
(Roff ) is about 62 kΩ.
For the first neuron, 3 cycles of pulse signal with period of
100 milliseconds voltage was applied. The values of output
and input voltages were obtained as the result of simulation.
The same operation with constant voltage value and period
were done to another 7 neurons. The number of cycles were
chosen randomly and were 7, 8, 12, 15, 11, 6 and 4 for each
subsequent input respectively, and results of the simulation
can be seen on a Fig. 8. As it can be seen, the discrete input
fuzzification is achievable.
Fig. 8. Discrete membership function obtained from memristive 8×1 crossbar
array simulation
V. DISCUSSION
Proposed circuit is capable to produce discrete shape of the
MF. The memristance can be finely tuned with control voltages
to obtain any desired shape, be it conventional triangular,
trapezoidal or Gaussian bell. The resolution of the output
shape is limited only by the number of the memristors used
to represent the fuzzification of the desired input. The results
show the simulation for just the one bar within the whole 2D
array. It means, all other bars can be used to construct multiple
independent MF shapes for a single input. Such feature may
be useful for a neuro-fuzzy systems where multiple MFs are
obtained from a single input, for example ANFIS. Moreover,
crossbar array structure can be considered to be implemented
as a 3D architecture [20], providing a great prospects for large
scale, yet compact realization of the possible neural systems
in a hardware.
More possible solution might be found by more deep re-
search in the topic of fuzzy systems and membership function.
The project topic needs further investigation to improve the
way of implementation of fuzzy membership function by
memristor.
VI. CONCLUSION
This paper was illustrated how the membership function of
any shape can be implemented by memristor crossbar circuit.
The method of implementation of fuzzy membership function
that had been discussed is based on memristors in a crossbar
array architectures. The advantage of that analog circuit is
simplicity and fault tolerance. The crossbar-based circuit’s
computational methodology is similar to human brain and
easily can be implemented in the field of artificial intelligence.
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